755 messages

com.googlegroups.llvm-dev [All Lists]

2013 March [All Months]

Page 1 (Messages 1 to 25): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Re: [LLVMdev] LLVM load instruction query - Alexandru Ionut Diaconescu
Re: [LLVMdev] Vector splitting vs widening - Duncan Sands
[LLVMdev] get maximum alignment size needed? - edA-qa mort-ora-y
Re: [LLVMdev] Bug in visitSIGN_EXTEND in DAGCombiner.cpp? - Nadav Rotem
Re: [LLVMdev] Opt pass for collecting static memory allocations (allocas and globals) to one big memory area. - John Criswell
Re: [LLVMdev] PROPOSAL: struct-access-path aware TBAA - Manman Ren
Re: [LLVMdev] help decompiling x86 ASM to LLVM IR - Joshua Cranmer 🐧
Re: [LLVMdev] Help needed on debugging llvm - Anitha B Gollamudi
Re: [LLVMdev] PROPOSAL: struct-access-path aware TBAA - Shuxin Yang
Re: [LLVMdev] Help needed on debugging llvm - Craig Topper
Re: [LLVMdev] Different results using -emit-llvm and llc together than just using -S? - Nick Lewycky
Re: [LLVMdev] How to describe a pointer that points to All memory(include global memory, heap, stack)? - John Criswell
Re: [LLVMdev] guidance on backend writing; canonical example? - James Courtier-Dutton
Re: [LLVMdev] Disabling ExecutionEngine tests for Hexagon - Jyotsna Verma
Re: [LLVMdev] Running cross compiled binaries for ARM on gem5 - SArora
[LLVMdev] Help with LLVM 3.2 linking error - Nicola Gigante
[LLVMdev] About commit TILE-Gx backend to community repository and default disabled - Jiong Wang
Re: [LLVMdev] Help with LLVM 3.2 linking error - Óscar Fuentes
Re: [LLVMdev] undefined reference to 'llvm_gcda_start_file', 'llvm_gcda_emit_arcs', etc - Qun Fa
Re: [LLVMdev] [PATCH] RegScavenger::scavengeRegister - Jakob Stoklund Olesen
Re: [LLVMdev] [PATCH] RegScavenger::scavengeRegister - Jakob Stoklund Olesen
[LLVMdev] Fwd: [cfe-dev] Handling SRet on Windows x86 - Joe Groff
[LLVMdev] How to use the llvm::Linker？ - xiaoyaollvm
Re: [LLVMdev] How to initiate/throw an exception (resume just continues) - edA-qa mort-ora-y
Re: [LLVMdev] Adding ARM UDF / UND instruction to TableGen - Tim Northover

Page 1 (Messages 1 to 25): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31