661 messages

com.googlegroups.llvm-dev [All Lists]

2009 February [All Months]

Page 22 (Messages 526 to 550): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

Re: [LLVMdev] type legalizer promoting BUILD_VECTORs - Duncan Sands
Re: [LLVMdev] rol/ror llvm instruction set - Nick Lewycky
Re: [LLVMdev] 16 bit floats - Villmow, Micah
[LLVMdev] list-td scheduler asserts on targets with implicitly defined registers - Christian Sayer
Re: [LLVMdev] overflow + saturation stuff - Chris Lattner
Re: [LLVMdev] list-td scheduler asserts on targets with implicitly defined registers - Dan Gohman
Re: [LLVMdev] Suggested change to docs re: double/float constant syntax. - Dale Johannesen
Re: [LLVMdev] Operand, instruction - John Criswell
Re: [LLVMdev] overflow + saturation stuff - Chris Lattner
Re: [LLVMdev] fastcc, tail calls, and gcc - Eric Christopher
Re: [LLVMdev] DominatorTree Information required in CallGraphPass - kapil anand
Re: [LLVMdev] PredicateSimplifier questions - John Regehr
Re: [LLVMdev] Pure external functions - Duncan Sands
Re: [LLVMdev] Pure external functions - Duncan Sands
Re: [LLVMdev] Clang not mentioned on web site? - Chris Lattner
Re: [LLVMdev] Improving performance with optimization passes - Dan Gohman
Re: [LLVMdev] svn pre-commit hook: help needed - Anton Korobeynikov
Re: [LLVMdev] 2.5 Pre-release2 available for testing - Tanya Lattner
Re: [LLVMdev] [llvm-commits] [llvm] r65296 - in /llvm/trunk: include/llvm/CodeGen/ lib/CodeGen/SelectionDAG/ lib/Target/CellSPU/ lib/Target/PowerPC/ lib/Target/X86/ test/CodeGen/X86/ - Scott Michel
Re: [LLVMdev] setPreservesCFG - John Criswell
[LLVMdev] [PATCH] Parallelized make check - Julien Lerouge
Re: [LLVMdev] [llvm-commits] [llvm] r65296 - in /llvm/trunk: include/llvm/CodeGen/ lib/CodeGen/SelectionDAG/ lib/Target/CellSPU/ lib/Target/PowerPC/ lib/Target/X86/ test/CodeGen/X86/ - Evan Cheng
Re: [LLVMdev] A simple question regarding LLVM intrinsics. - Eli Friedman
Re: [LLVMdev] Question LowerSetJmp - Duncan Sands
[LLVMdev] Easiest way to rewrite machine instructions when each live range of a LiveInterval may be assigned a different physical register - Roman Levenstein

Page 22 (Messages 526 to 550): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27